J
JobQuip
EN
返回职位列表

Opening for FPGA Design role - Bangalore

USTIndia연봉 협의全职

职位描述

Hi, We have an opening for FPGA Design engineer role - Bangalore REQUIRED: EXP: 5 to 12 years Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development Experience with AMD Vivado & Vitis SDK & VItis AI tools. Experience with C/C++ in developing Embedded FW & scripting automation using Python Experience with Petalinux build flow , familiarity with Uboot, linux driver changes and FPGA SoC debugging. Pl…

立即申请

发布时间 2026/6/22

公司信息

U

UST

Technology